INTRODUCTION
DIII-D program needs and increased plasma control system (PCS) capabilities have synergistically driven demands for more varied shapes, more precise and comprehensive control, and more control of external systems such as neutral beams and ECH. The primary objectives for DIII-D control work are to provide improved capability for ongoing experimental operations, to prepare for future operational needs, and to make advances toward integrated control for Advanced Tokamak (AT) scenarios.
The ongoing upgrade of the PCS hardware [1] is motivated by the desire to improve execution of present controls and to prepare for planned and unplanned expansions of control capability. The present Intel i860 processors are becoming obsolete in terms of speed, memory, and maintainability. The replacement system has increased capability as well as improved long term extensibility and maintainability using primarily off-the-shelf components. In the near term, we will benefit from more accurate real-time equilibrium reconstructions and faster response for better shape control dynamics. Both the resistive wall mode (RWM) and advanced shape control efforts will benefit significantly from the shorter cycle times. A faster processor is essential when computation of the current profile is added to the real-time EFIT algorithm [2] .
When properly tuned, the present PID algorithms provide good control. However, plasma shape oscillations and drift can still occur, especially when new shapes or shapes with modified current profiles are being controlled. Large changes of shape or profile within a single shot can move the plasma into regimes where the response is poorly matched to the control. Adjustments to control are presently made with 10 to 100 PID parameters, but the only guidance for these changes is via empiricism and intuition. As a result, new shapes require extensive machine time to tune controller gains and PID error signal conditioning. Changes to DIII-D geometry in the recent past have also pushed the plasma boundary further away from sensors and coils which makes shape control more challenging. Reduction in operator workload, better consistency in controlled response, and anticipation of future AT control capability all motivate the desire for more advanced shape control. The present operational "decoupled" PID shape control [3] addresses each of these problems with varying degrees of success. Vertical stability and shape control loops operate on two separate time scales, about 60 µs and 1 ms, respectively. The vertical control coils are driven using a "frequency sharing" approach. Only derivative control is applied by an inner "stabilizing" loop which controls the high frequency behavior of the coils, while an outer shape control loop controls low frequency behavior. The inner loop does not actually stabilize, but reduces the growth rate sufficiently for the outer loop to stabilize the plasma. The present control with high gain, low order PID controllers provides a natural solution for actuator saturations.
SHAPE CONTROL CHALLENGES ON DIII-D
Actuators are allowed to saturate, then PID controllers quickly recover when supplies come out of saturation. During large disturbances, commands to vertical control coils are dominated by the vertical stability algorithm and boundary control near those coils degrades. Normally, when the plasma "settles down," authority of the low frequency behaviour of these coils is regained and boundary control returns to normal. However, for more unstable plasmas or for extended periods of programmed equilibrium change, vertical control commands will appear to alternate between minimum and maximum commands. In this case, the "average" command can appear unrelated to the shape command, so that there is essentially no active shape control from those actuators.
SUMMARY OF RECENT PROGRESS
Recent efforts have focused on the upgrade of the PCS [1] and supporting controls needed for experimental operation [4] . The next-generation PCS hardware upgrade has been underway for two years. This upgrade extends the architecture of the PCS to much higher performance and flexibility, producing a factor of 10 or more increase in processor speed and adding a scalable network which accommodates a large number of real time cpus and peripherals. The first of two phases (Fig. 2) is complete. Three of the previous six VME based i860 real-time processors were replaced with PCI based Pentium 4 and Alpha computers. A 2 Gb/s Myrinet network was installed for interprocessor communication. This hybrid VME/PCI system was routinely used F5B from approaching zero (a limit imposed by the shaping power supplies). The degradation of boundary control to prevent the shot from ending is the desired tradeoff here. Similarly, near the end of the shot, multiple coils have currents near limits and/or voltages in saturation. The simulated shot 900012 had fewer of these problems and consequently was more smoothly controlled.
The choice was made at DIII-D to use an overdetermined system for reasons of flexibility.
This stands in contrast to plans for future devices such as ITER where precise control of fewer parameters is required and little operator interaction is expected; shape evolution will be well studied in advance of device construction because of the severe consequences for loss of control.
The present DIII-D multivariable controller implementation allows the operator to modify error weights for each control point and X-point (R and Z) location. In simulation, increasing gain on errors for control points 9 and 10 ( Fig. 1) by a factor of 10 reduced the inner gap error to less than half that shown for the 900011 results with no degradation in control of other parameters
shown. The stability of the resulting modified controller relies on the inherent robustness of the shape controller.
FUTURE PLANS
Phase II of the hardware upgrade is scheduled for completion in 2003. In this phase (Fig. 2) , 32 channel simultaneous sampling PCI form DTACQ digitizers will take over data acquisition duties, several more Pentium processors will be installed, and most original PCS hardware will be converted for other purposes. The Digital I/O and Digital to Analog Convertor functions will remain VME based. Near-term plans to exploit the new computational capability include incorporation of MSE diagnostics into the real-time EFIT calculation to obtain accurate current profiles. Careful tuning has been required to obtain good results from nonlinear methods used for dealing with actuator and plant limitations. Control analysis needed to define more systematic methods is ongoing. Work has also begun on algorithms to compute target equilibria more compatible with DIII-D device constraints. Real-time methods will still be required to handle cases where coil currents or voltages are at their limits, however, because of dependence of these equilibria on assumed current profiles and on models of the nonlinear DIII-D power system.
